The steady-state error for a step input in a type-0 system is:

Explanation:

A type-0 system has a finite steady-state error for step input.

Explore more in Electrical Engineering: